Effective Timekeeping in RISC-V Processors Overview of mtime Design Approaches

Viktor J. Schneider (IFAG DES PTS TI EA) September 15, 2023





2 What makes mtime special?

3 Design approaches



- ▶ 64 bit timer defined in RISC-V specification
- Provides wall-clock time
- Can raise interrupts at specific time points
- ► Necessary for
 - Scheduling in an OS
 - Triggering tasks at specific time points



- Provides stable wall-clock Time
- One of RISC-V's hardware performance-monitoring counters
- Consists of two registers: mtime and mtimecmp





Consists of 32 hardware performance-monitoring counters:

- mcycle
 Counts clock cycles
- minstret
 Counts retired instructions
- mtime
 - Counts wall-clock time
- mhpmcounter3-31
 Count custom events
- Access is generally only allowed for machine mode
- Shadow CSRs allow access to less privileged modes



2 What makes mtime special?

3 Design approaches



makes use of memory-mapped Registers

- Only module with memory-mapped Registers in RISC-V spec.
- Access through memory bus
- Less privileged modes can access *mtime* through the **shadow CSR** *time*
- How is underlying data accessed for this shadow CSR?
 - CSR accesses use special instructions (e.g. CSRRW)
 - Memory accesses use LOAD and STORE instructions



- ▶ Timer might be implemented outside the core:
 - Located in special always-on, low-power domain
 - Separate module for driving a crystal or oscillator
 - Shared between multiple cores
 - Dynamic frequency scaling makes core clock unusable



2 What makes mtime special?

3 Design approaches





Emulating behavior in software



- Not implementing time (in hardware)
- ▶ What happens when accessing time?
 - 1. CSRRW targeting time CSR
 - 2. Illegal Instruction fault is raised
 - 3. Trap handler is called (in Machine Mode)
 - 4. Trap handler reads mtime and emulates the time access
- Complexity is moved to software side
- Easy to implement in hardware
- Slow access time
- This approach is used in e.g. IBEX and NEORV32







- Allow CSR instructions to access memory bus
- Reduces area usage
- May introduce stalls





Using the memory bus





- Special handling of time CSR instructions
- Translate CSR instructions to LOAD and STORE instructions
- Challenges:
 - Issue two instructions per CSR access (LOAD and STORE)
 - Needs to be atomic
- STORE not necessary because time is a read-only CSR



Instruction translation





2 What makes mtime special?

3 Design approaches



- What about small (deeply) embedded cores?
 - No dynamic frequency scaling
 - Single clock domain
 - Single core
- CSRs instead of memory-mapped registers
 - Reduces complexity
 - Consistent with other HPM counters
 - Faster access time



- mtime and mcycle use the same clock
- Combine mtime and mcycle counter:
 - Remove mtime
 - Provide time as a shadow of mcycle
 - Compare *mtimecmp* with *time*
- Only machine mode software is affected
- A similar approach can be found in *Rocket Chip*
 - time is shadow of mcycle



- mtime uses memory-mapped registers
- Shadow CSRs of such registers are non-trivial to implement
- Embedded cores can benefit from a pure CSR design
 - Consistent with other HPM counters
 - Faster access time
 - Less area usage